It is well known that learning (i.e., indirect implications) based techniques perform very well in many instances of combinational circuit verification when the two circuits being verified have many corresponding internal equivalent points. We present some results on combinational circuit design verification using a powerful, and highly general learning technique called functional learning. Functional learning is based on OBDDs and hence can eficiently learn novel implications based on functional manipulation.
Introduction
Analysis of a logic design, constituting of problems such as, representation, verification, ATPG, etc., poses one of the most fundamental challenges in the field of computer-aided design. For example, logic verification of two different realizations of the same Boolean function during the process of circuit synthesis is of utmost importance to guarantee correctness of the circuit being implemented.
As discussed in [16] , digital circuit synthesis typically consists of a sequence of atomic operations through which the circuit is altered locally to suit specific needs, keeping the functionality same. Hence, it can be argued that after each such atomic change the two versions of the circuit before and after the change remain very similar. This fact immediately lures one to try and extract these internal equivalences and use them effectively in order to simplify the problem of logic verification. Berman et. al. [15] proposed the first method of using these internal equivalent points to establish the equivalence of two circuits. In [15] a decomposition is found using the min/cut algorithm that facilitates decomposing the problem of verification of the whole circuit into much smaller and simpler problems. Cerny and Mauras presented in [18] further observations to establish cross-relations between two appropriate cuts in the two circuits.
Learning techniques [8, 121 can often be efficiently used to extract the internal equivalent points which are used subsequently to speed up the rocess of design verification. However, as shown in [15f a direct use of these equivalent points to prove the outputs of two circuits equivalent can cause the problem of false negatives. This happens when one attempts to compare the functionality of the two circuits using these equivalent points as pseudo primary inputs. It is easy to see that this kind of comparison can erroneously prove the two circuits to be functionally inequivalent even though they may actually be equivalent. This is because the interdependence of the pseudo primary inputs in terms of the true primary inputs is neglected.
A technique for extracting and utilizing internal equivalent points for logic verification without having to face the problem of false negatives was presented in [14] . Another interesting technique to carry out design verification using internal equivalences and observability don't cares has been presented in [17] . However For example, a gate f = 0 may simply imply that a disjunction taken over some given set of functions must be 1. Or, under f = 0, a set of gates must assume identical value. Clearly, these techniques cannot easily learn conditions implied by more complex Boolean relations among two or more gates in the circuit.
We suggest one possible solution to the combinational verification problem through a learning technique based on OBDDs. We will show that this technique can work as efficiently or even better than typical learning techniques. The capability of OBDDs to model various functions and also symbolically manipulate them is well accepted. Hence it is not surprising that OBDDs can be also easily used to derive more involved internal relationships implications as well. Our results show that the sizes of the OBDDs that are required to be built are extremely small. Hence, there is no memory explosion. Although not used in the present work, use of dynamic reordering [ll] can make it even further efficient for most combinational circuits encountered in real life.
In this paper we will chiefly focus on demonstrating that functional learning is an efficient tool for detecting internal correspondences. Since constant-value relationships are the only kind which existing learning techniques can detect, our chief task in this paper is to show that functional learning can be as efficient as exist-ing learning techniques in the determination of constantvalue relationships.
On Functional Learning
The learning techniques involve the temporary injection of logic values at arbitrary signals in a digital circuit and the subse uent examination of its logical consequences. SocratesgB] carried out static learning and the method of learning was further improved in [12]. Functional learning, introduced in [l] is easily seen as the superset of all the previous learning methods [B, 121. Functional learning is a complete method, i.e. given sufficient time, it can identify all necessary assignments from a given situation of value assignments in a circuit. The concept of functional learning is explained below with the help of an example. We will illustrate the added capability of functional learning using an example in Fig 
Precise marking of potential learning area
Given an unjustified wire, functional learning first chooses an appropriate cut. The present technique for choosing a cut is based on a simple breadth-first traversal of the transitive fan-in cone of the unjustified wire, starting at the unjustified wire. Next, the OBDD for the unjustified wire is built in terms of the cut variables. Once the OBDD is built, appropriate AND operations, as explained in the previous section, must be performed in order to learn indirect implications. But, the wires where learning will be possible under the given situation of value assignments in the circuit are not known before hand. In order to precisely demarcate the potential learning areas in the circuit a preprocessing of the OBDD is carried out. rQ Definition 2.1 A justification vector in an OBDD is a path from the root variable in the OBDD t o that terminal node whose value is equal t o the value of the unjustified wire.
During the preprocessing of the OBDD for the unjustified wire, a constant k number of justification vectors are extracted. These vectors are applied to the circuit and a complete implication is carried out. After the application of all the k justification vectors, the wires that carry common Boolean values for all the consistent justification vectors are marked as the potential learning areas. Only these wires are subjected to the learning operations using the procedure explained earlier. The number of justification vectors that need to be applied in order to demarcate the potential learning areas with high amount of precision is a matter of heuristic. The process of justification vector evaluation is stopped if either no new wires are eliminated from the list of potential learning areas after two successive evaluations or if a user-defined upper limit on the number of justification vectors to be extracted is reached or if evaluation of all the justification vectors in the OBDD is completed.
In the case of a larger OBDD for which a complete enumeration of all the justification vectors is not feasible, the procedure outlined above gives the wires which comprise the potential learning area. Once the potential learning area has been marked, learning operations based on the theorem stated above are carried out at these wires.
Algorithm for Verification
As is customary in such approaches, the problem of design verification has been converted to the problem of checking for satisfiability. The two circuits to be verified are joined at their primary inputs. Their corresponding primary outputs are fed in pairs to 2-input XOR gates. This new circuit will be henceforth referred to as the composite circuit. Thus, if the two circuits are to be proven inequivalent, all that needs to be done is to prove the satisfiability of the output of any of the above XOR gates. In this work it is assumed that there are no external don't cares in the circuits. However, this work can be extended to incorporate external don't cares as well. In this context, results presented in [19] can be easily incorporated.
The complete flow diagram for the logic verification algorithm is shown in Figure 5 . In In our implementation, we start with an initial learning level of 1. All the indirect implications learned during this phase are stored along with the data structure of the wire from which it was learned. In this phase it is important to have finished processing all the wires in the transitive fan-in of the present wire. This is needed to ensure that during the processing of the present wire we can make use of the pre-stored implications of the wires in its transitive fan-in to speed up the process of learning indirect implications.
In the checking phase, we check for the equivalence of the corresponding primary outputs of the two circuits. In this phase a Boolean 1 is injected at the output of the appropriate XOR gate and prestored implications are used to try and prove a conflict of this situation of value assignment. An OBDD for the output of the XOR gate is built in terms of an appropriate cut at a level L c in the two circuits. Next, the indirect implications among the cut variables are utilized in order to try and prove that all the paths in the OBDD starting from the topmost variable and terminating at the 1 node are inconsistent. If a conflict is proved, then the two correspond; .g primary outputs are equivalent. This phase is initiated with an initial level LC = 1. If the two outputs cannot be proved to be equivalent, then L c is incremented and the process is repeated till L c exceeds a preset Lcmom. If after this phase, we still have primary outputs remaining that have not been shown to be equivalent, the learning level for the learning phase is incremented and learning for indirect implications is carried out with a higher precision. If the learning level LL for learning phase exceeds a preset L L~, ,~, then for the remaining primary outputs we use an ATPG tool that tries to generate a test for the fault s-a-0 at the output of the appropriate XOR gate at the output of the composite circuit. The ATPG tool makes use of all the pre-stored indirect implications, thus effectively reducing the search space for a test. The two corresponding primary outputs are equivalent if the fault is proved to be redundant. Otherwise, a test vector is generated which is the distinguishing vector for the two circuits. If the ATPG tool fails to prove the fault to be redundant and also fails to find a test vector for the fault, then VERIFUL aborts. It should be noted that the learning phase is by itself a complete algorithm for logic verification. Given enough time, the learning phase itself can prove the circuits to be equivalent or inequivalent as the case may be. Now, we briefly discuss some other interesting characteristics of functional learning. However, detailed proofs of the theorems have been omitted due to space constraint.
Assume that S j ( L ) and S r ( L ) are the set of conditions learned respectively by the functional learning (FL) technique when operating at a distance L from an initial value assignment (or "operating at level L" as we will use in the following), and recursive learning (RL) technique at recursion level L . It can be proved that Note, typically a BDD has exponentially many path in it. Hence it is wiser to write the conjunction of all learned conditions themselves as a BDD. Hence learning a = O + b = 1 c a n b e w r i t t e n a s ( 7 i A b ) r 7 i i . Leteachof the learning condition ci be expressed as a BDD, and LC represent the set of such BDDs. Let X be some cutset such that it separates the output F1 of circuit C1 and output FZ of circuit C z from the primary inputs. Consider Fl(X and Fz(X) to be the corresponding output In other words, the gates on cut X are now the (pseudo)
Sf (1)
OBDDs w h en expressed in terms of gates at the cut A. 
Results
In this section the results on ISCAS 85 benchmark circuits are presented. These results are extremely encouraging and prove that functional learning based verification can be a very powerful tool that designers can use to verify their designs during the synthesis procedure.
We present here the results where the redundant combinational circuits are verified against their nonredundant versions. To obtain a correct perspective of our results, note that the corresponding space as well as times required for verifications using OBDDs is about three orders of magnitude higher for circuits such as c6288! The experiments have been carried out on a Sun Sparc Station 10. The times reported are in seconds. ' The results show that functional learning is an extremely fast and efficient method to extract internal equivalences and indirect implications in digital logic. Note, Theorems 3.3 and 3.4 were not employed for the results obtained in this paper; only simple path enumeration was used in the checking phase. An added advantage of functional learning that we intend to utilize in our future work is its ability to work on circuits where parts of the logic are not represented as logic gates but simply as Boolean functions. This is because of its capability to manipulate information on Boolean functions by using BDDs. Note that the other existing learning techniques [8, 12 do not have this capability. We also tions which are not constant-value easily described in our approach.
Conclusion
In this paper we have presented the preliminary results on VERIFUL, a design verification tool based on functional learning, an extremely powerful learning technique for digital logic, which was first introduced in and verification, and optimization of both combinational and sequential logic circuits. We also intend to use various new kinds of learnings such as indirect implications between sets of functions and generalized relationships in a circuit that can be easily extracted by our method.
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